This lecture covers the following. Recap of logical effort-based delay model Pseudo NMOS logic gates Logic implementation using pass transistors