Lecture 16: Sizing gates for optimal delay

This lecture covers the following. Recap of logical effort based linear delay model Optimal stage effort for minimizing delay Path electrical effort, path logical effort, path parasitic delay and path effort Branching effort Sizing gates for optimal delay